Formal Verification of Circuits
març del 2013 · Springer Science & Business Media
Llibre electrònic
179
Pàgines
reportNo es verifiquen les puntuacions ni les ressenyes Més informació
Sobre aquest llibre
Formal verification has become one of the most important steps in circuit design. Since circuits can contain several million transistors, verification of such large designs becomes more and more difficult. Pure simulation cannot guarantee the correct behavior and exhaustive simulation is often impossible. However, many designs, like ALUs, have very regular structures that can be easily described at a higher level of abstraction. For example, describing (and verifying) an integer multiplier at the bit-level is very difficult, while the verification becomes easy when the outputs are grouped to build a bit-string. Recently, several approaches for formal circuit verification have been proposed that make use of these regularities. These approaches are based on Word-Level Decision Diagrams (WLDDs) which are graph-based representations of functions (similar to BDDs) that allow for the representation of functions with a Boolean range and an integer domain.
Formal Verification of Circuits is devoted to the discussion of recent developments in the field of decision diagram-based formal verification. Firstly, different types of decision diagrams (including WLDDs) are introduced and theoretical properties are discussed that give further insight into the data structure. Secondly, implementation and minimization concepts are presented. Applications to arithmetic circuit verification and verification of designs specified by hardware description languages are described to show how WLDDs work in practice.
Formal Verification of Circuits is intended for CAD developers and researchers as well as designers using modern verification tools. It will help people working with formal verification (in industry or academia) to keep informed about recent developments in this area.
Formal Verification of Circuits is devoted to the discussion of recent developments in the field of decision diagram-based formal verification. Firstly, different types of decision diagrams (including WLDDs) are introduced and theoretical properties are discussed that give further insight into the data structure. Secondly, implementation and minimization concepts are presented. Applications to arithmetic circuit verification and verification of designs specified by hardware description languages are described to show how WLDDs work in practice.
Formal Verification of Circuits is intended for CAD developers and researchers as well as designers using modern verification tools. It will help people working with formal verification (in industry or academia) to keep informed about recent developments in this area.
Puntua aquest llibre electrònic
Dona'ns la teva opinió.
Informació de lectura
Telèfons intel·ligents i tauletes
Instal·la l'aplicació Google Play Llibres per a Android i per a iPad i iPhone. Aquesta aplicació se sincronitza automàticament amb el compte i et permet llegir llibres en línia o sense connexió a qualsevol lloc.
Ordinadors portàtils i ordinadors de taula
Pots escoltar els audiollibres que has comprat a Google Play amb el navegador web de l'ordinador.
Lectors de llibres electrònics i altres dispositius
Per llegir en dispositius de tinta electrònica, com ara lectors de llibres electrònics Kobo, hauràs de baixar un fitxer i transferir-lo al dispositiu. Segueix les instruccions detallades del Centre d'ajuda per transferir els fitxers a lectors de llibres electrònics compatibles.
